Home	www.play-hookey.com	Thu, 10-17-2019
| Direct Current | Alternating Current | Semiconductors | Digital | Logic Families | Digital Experiments | Computers | | Analog | Analog Experiments | Oscillators | Optics | HTML Test |
| Combinational Logic | Sequential Logic | Alternate Flip-Flop Circuits | Counters | Registers | The 555 Timer |
| D Flip-Flop Using NOR Latches | D Flip-Flop Using NAND Latches | CMOS Flip-Flop Construction |

The latch and flip-flop circuits we've seen so far were mainly constructed from NAND gates, with the input configurations changed according to the flip-flop type. The flip-flop circuits also used separate four-gate latch circuits for the master and slave sections. However, this is not the only possibility; there are a number of alternatives.

D Flip-Flop Using NOR Latches

Here's an edge-triggered D flip-flop that will always take on the state of the D input at the falling clock edge, regardless of how many trasistions have occurred at the D input.

D Flip-Flop Using NAND Latches

This edge-triggered D flip-flop is identical to the NOR version, except that it uses NAND gates. The difference in behavior lies only in which clock edge will enable the output to change state.

CMOS Flip-Flop Construction

CMOS technology makes some very interesting variations possible.

All pages on www.play-hookey.com copyright © 1996, 2000-2015 by Ken Bigelow Please address queries and suggestions to: webmaster@play-hookey.com